Abstract
A spread spectrum clock generator is implemented in a 0.18μm CMOS process employing the proposed piecewise linear modulation profile to significantly reduce EMI with a simple implementation. A high resolution fractional divider to reduce quantization noise from the modulation is proposed as well. A peak power reduction level of 14.2dB with 5000ppm down spreading and 27.88pspp of jitter in the SSCG without modulation are measured.
Original language | English |
---|---|
Article number | 4672119 |
Pages (from-to) | 455-458 |
Number of pages | 4 |
Journal | Proceedings of the Custom Integrated Circuits Conference |
DOIs | |
State | Published - 2008 |
Event | IEEE 2008 Custom Integrated Circuits Conference, CICC 2008 - San Jose, CA, United States Duration: 21 Sep 2008 → 24 Sep 2008 |