A 10MHz 80uμW 67 ppm/°C CMOS reference clock oscillator with a temperature compensated feedback loop in 0.18uμm CMOS

Junghyup Lee, Seong Hwan Cho

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

57 Scopus citations

Abstract

A 10MHz, 80uμW CMOS reference clock oscillator is presented in 0.18uμm CMOS. The proposed oscillator employs a supply-regulated ring-oscillator in a temperature compensated feedback loop, which minimizes the frequency sensitivity to supply and temperature variations. The clock oscillator achieves frequency variation of less than ±0.05% against supply variation of 1.2V ~ 3V and ±0.4% against temperature variation of -20°C ~ 120°C. In addition, low power consumption is achieved by using sub-threshold bias circuits.

Original languageEnglish
Title of host publication2009 Symposium on VLSI Circuits
Pages226-227
Number of pages2
StatePublished - 2009
Event2009 Symposium on VLSI Circuits - Kyoto, Japan
Duration: 16 Jun 200918 Jun 2009

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers

Conference

Conference2009 Symposium on VLSI Circuits
Country/TerritoryJapan
CityKyoto
Period16/06/0918/06/09

Keywords

  • CMOS
  • Clock
  • Frequency
  • Low power
  • Oscillator
  • Temperature compensation

Fingerprint

Dive into the research topics of 'A 10MHz 80uμW 67 ppm/°C CMOS reference clock oscillator with a temperature compensated feedback loop in 0.18uμm CMOS'. Together they form a unique fingerprint.

Cite this